

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently amended) A method of operating a processor comprising:
receiving data in a processing thread ~~having~~ identified by a processing thread number;
~~and~~
selecting bit positions of a register according to the processing thread number; and
loading the data into the selected ~~bits~~ bit positions of ~~[[a]] the register according to the~~
~~processing thread number.~~
2. (Original) The method of claim 1 wherein the register is a control and status register (CSR).
3. (Previously presented) The method of claim 2 wherein the control and status register is coupled to a 64-bit wide first-in first-out (FIFO) bus.
4. (Original) The method of claim 3 wherein the FIFO bus interfaces with Media Access Controller (MAC) devices.
5. (Previously presented) The method of claim 1 wherein the data represents hexadecimal mask values 0 to 0x3FF.

6. (Original) The method of claim 1 wherein the processing thread represents processing in a micro engine of a multi-threaded processor.

7. (Currently amended) The method of claim 1, wherein loading the data comprises:
shifting a first portion of the data by an amount equal to the processing thread number;
and
shifting a second portion of the data into ~~bits~~ bit positions corresponding to a breakpoint (BP) register 2 through a ~~breakpoint~~ BP register 0.

8. (Original) The method of claim 1 wherein receiving the data further comprises receiving a token.

9. (Original) The method of claim 8 wherein the token represents overriding qualifiers.

10. (Original) The method of claim 8 wherein the token is a 32-bit word.

11. (Previously presented) The method of claim 10 wherein a token format comprises:

- an OV field in bit 31;
- a micro engine (UENG) ADDR field in bits 30:28;
- a reserved field in bits 27:16;
- an OV field in bit 15;
- a fast write data field in bits 14:5;
- a reserved field in bits 4:3;
- an OV field in bit 2; and
- a CTX field in bits 1:0.

12. (Original) The method of claim 11 wherein a micro engine address overrides a default micro engine address if bit 31 is set.

13. (Original) The method of claim 11 wherein bits 30:28 specify a micro engine associated with a control and status register (CSR).

14. (Original) The method of claim 11 wherein bits 27:16 return 0 when read.

15. (Original) The method of claim 11 wherein a micro engine address overrides a default micro engine address if bit 15 is set.

16. (Original) The method of claim 11 wherein bits 14:5 represent valid data to be written to a control and status register (CSR).

17. (Original) The method of claim 11 wherein bits 4:3 return 0 when read.

18. (Original) The method of claim 11 wherein a context (CTX) field overrides a default context if bit 2 is set.

19. (Original) The method of claim 11 wherein bits 1:0 specify a context associated with a control and status register (CSR) reference.

20. (Currently amended) A computer program product, disposed on a computer readable medium, the program comprising instructions for causing a computer to:
receive data in a processing thread ~~having~~ identified by a processing thread number; ~~and~~
select bit positions of a register according to the processing thread number; and
load the data into the selected bits bit positions of [[a]] the register ~~according to the~~
~~processing thread number.~~

21. (Original) The computer program product of claim 20 wherein the register field is a control and status register (CSR).

22. (Previously presented) The computer program product of claim 21 wherein the control and status register is coupled to a 64-bit wide first-in first-out (FIFO) bus.

23. (Original) The computer program product of claim 22 wherein the FIFO bus interfaces with Media Access Controller (MAC) devices.

24. (Currently amended) The computer program product of claim 20 wherein the data represents hexadecimal mask values 0 to 0x3FF.

25. (Original) The computer program product of claim 20 wherein the processing thread represents processing in a micro engine of a multi-threaded processor.

26. (Currently amended) The computer program product of claim 20 further comprising instructions for causing the computer to:

shift a first portion of the data left by an amount equal to the processing thread number;
and

shift a second portion of the data into ~~bits~~ bit positions corresponding to a breakpoint (BP) register 2 through BP register 0.

27. (Original) The computer program product of claim 20 further comprising an instruction for causing the computer to receive a token.

28. (Original) The computer program product of claim 27 wherein the token represents overriding qualifiers.

29. (Original) The computer program product of claim 27 wherein the token is a 32-bit word.

30. (Previously presented) The computer program product of claim 29 wherein a token format comprises:

- an OV field in bit 31;
- a micro engine (UENG) ADDR field in bits 30:28;
- a reserved field in bits 27:16;
- an OV field in bit 15;
- a fast write data field in bits 14:5;
- a reserved field in bits 4:3;
- an OV field in bit 2; and
- a CTX field in bits 1:0.

31. (Original) The computer program product of claim 30 wherein a micro engine address overrides a default micro engine address if bit 31 is set.

32. (Original) The computer program product of claim 30 wherein bits 30:28 specify a micro engine associated with a control and status register (CSR).

33. (Original) The computer program product of claim 30 wherein bits 27:16 return 0 when read.

34. (Original) The computer program product of claim 30 wherein a micro engine address overrides a default micro engine address if bit 15 is set.

35. (Original) The computer program product of claim 30 wherein bits 14:5 represent valid data to be written to a control and status register (CSR).

36. (Original) The computer program product of claim 30 wherein bits 4:3 return 0 when read.

37. (Previously presented) The computer program product of claim 30, wherein a context (CTX) field overrides a default context if bit 2 is set.

38. (Previously presented) The computer program product of claim 30 wherein bits 1:0 specify a context associated with a control and status register (CSR) reference.

Amendments to the Drawings:

The attached replacement sheets of drawings includes changes to Figs. 1, 2 and 3 and replaces the original sheets including Figs. 1, 2 and 3.

In Figure 1, the applicant changed the indicated name of the component marked 26a to "SDRAM Controller", and changed the indicated name of the component marked 26b to "SRAM Controller." Additionally, applicant has provided legible markings for the various components appearing in the figure that were deemed to have illegible markings.

In Figure 2, the applicant presents the schematic shown in old FIG. 2 in two separate drawing sheets, Figure 2A and Figure 2B. The two replacement figures show more clearly the details shown in old Figure. 2, and conform to the statutory requirements of 37 C.F.R. § 1.84.

In Figure 3, the applicant marked the program counter units uPC-1 to uPC-4 with their corresponding reference numerals. Thus, uPC-1 is marked with reference numeral 72a (which previously pointed to uPC-4), uPC-2 is marked with reference numeral 72b (which previously pointed to uPC-1), and uPC-3 is marked with reference numeral 72c (which previously pointed to the illustrated multiplexer). Additionally, new reference numeral 72d was added to mark uPC-4.

Attachments following last page of this Amendment:

Replacement Sheet (6 pages)

Annotated Sheet Showing Change(s)

(originals filed on November 30, 2005) (3 pages)